SystemVerilog for Verification

A Guide to Learning the Testbench Language Features

SystemVerilog for Verification voorzijde
SystemVerilog for Verification achterzijde
  • SystemVerilog for Verification voorkant
  • SystemVerilog for Verification achterkant

Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals.

Specificaties
ISBN/EAN 9781461407140
Auteur Chris Spear
Uitgever Van Ditmar Boekenimport B.V.
Taal Engels
Uitvoering Gebonden in harde band
Pagina's 464
Lengte
Breedte

Wat vinden anderen?

Er zijn nog geen reviews van dit product.